RAM tĩnh

Bách khoa toàn thư mở Wikipedia

Bộ nhớ truy cập ngẫu nhiên tĩnh (SRAM hay RAM tĩnh) là một loại bộ nhớ sử dụng công nghệ bán dẫn. Từ "tĩnh" nghĩa là bộ nhớ vẫn lưu dữ liệu nếu có điện, không như RAM động cần được nạp lại thường xuyên. Không nên nhầm RAM tĩnh với bộ nhớ chỉ đọcbộ nhớ flash vì RAM tĩnh chỉ lưu được dữ liệu khi có điện.

[sửa] Design

Một ô CMOS SRAM với sáu transitor.
Một ô CMOS SRAM với sáu transitor.

Truy cập ngẫu nhiên nghĩa là bất kì một ô nhớ nào cũng đều có thể được đọc và ghi theo bất kì thứ tự nào.

Each bit in an SRAM is stored on four transistors that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Two additional access transistors serve to control the access to a storage cell during read and write operations. It thus typically takes six MOSFETs to store one memory bit.

Access to the cell is enabled by the word line (WL in figure) which controls the two access transistors M5 and M6 which, in turn, control whether the cell should be connected to the bit lines: BL and BL. They are used to transfer data for both read and write operations. While it's not strictly necessary to have two bit lines, both the signal and its inverse are typically provided since it improves noise margins.

During read accesses, the bit lines are actively driven high and low by the inverters in the SRAM cell. This improves SRAM speed compared to DRAMs—in a DRAM, the bit line is connected to storage capacitors and charge sharing causes the bitline to swing upwards or downwards. The symmetric structure of SRAMs also allows for differential signalling, which makes small voltage swings more easily detectable. Another difference with DRAM that contributes to making SRAM faster is that commercial chips accept all address bits at a time. By comparison, commodity DRAMs have the address multiplexed in two halves, i.e. higher bits followed by lower bits, over the same package pins in order to keep their size and cost down.

The size of an SRAM with m address lines and n data lines is 2m words, or 2m × n bits.

[sửa] Xem thêm